



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/759,081	01/20/2004	Chou H. Li	2480.202	7150
44362	7590	12/12/2006		EXAMINER
HALL, MYERS, VANDE SANDE & PEQUIGNOT, LLP 10220 RIVER ROAD, SUITE 200 POTOMAC, MD 20854			KRAIG, WILLIAM F	
			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 12/12/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/759,081	LI, CHOU H.	
	<b>Examiner</b> William Kraig	<b>Art Unit</b> 2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 01 November 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) See Continuation Sheet is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1,3,5,8,10,15,16,18-20,22-26,28,30-34,36,38,45-50,52-54,56-74 and 76-85 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date: _____                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>11/1/2006</u> | 5) <input type="checkbox"/> Notice of Informal Patent Application |
|  | 6) <input type="checkbox"/> Other: _____                          |

**Continuation of Disposition of Claims:** Claims pending in the application are 1,3,5,8,10,15,16,18-20,22-26,28,30-34,36,38,45-50,52-54,56-74 and 76-85.

## DETAILED ACTION

### *Double Patenting*

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1, 3, 5, 6, 8, 10, 15, 16, 18-20, 22-26, 28, 30-34, 36, 38, 45-50, 52-54 and 56-85 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 11-20 of U.S. Patent No. 7,038,290.

Although the conflicting claims are not identical, they are not patentably distinct from each other because, for example, the present application's claim 1 is broader than claim 11 of the '290 patent. The present application's claim 1 contains the same limitations as claim 11 of the '290 patent except "the barrier region having a selected surface which is microscopically precise, better than one micron in accuracy in shape size, and position

Art Unit: 2815

or the rectifying barrier; on a vertical cross-section, said barrier region having a curved portion in a major central portion thereof" which can be added to the open claim 1.

***Claim Rejections - 35 USC § 112***

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

The following is a quotation of the second paragraph of 35 U.S.C. § 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 3 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The claim to the electronic rectifying barrier having a specified lateral dimension of a few hundred atomic layers is not disclosed in the specification. Instead the specification relates that said dimension has an accuracy of or better than a few hundred atomic layers, not that the actual dimension is of a few hundred atomic layers.

3. Claims 20, 22-26, 28, 30-34, 36 and 38 are rejected under 35 USC § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 20 (as

Art Unit: 2815

currently amended) contains the limitation "a terminal portion a micron in having a thickness being accurate to of a few hundred atomic layers". This limitation is unclear.

4. The rejection under 35 U.S.C. 112 of claim 75 is withdrawn in view of the cancellation of that claim.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 5, 6, 8, 10, 18-20, 22-26, 28, 30-32, 34, 36, 38, 45, 46, 48-50, 56-58, 60, 63, 65, 67, 72, 73, 76, 77 and 85 are rejected under 35 USC § 103 (a) as being unpatentable over U.S. Patent No. 4,916,716 to Fenner et al. ("Fenner") in view of U.S. Patent No. 3,341,754 to Kellett et al. ("Kellett").

With regards to claim 1, Fenner illustrates in figures 1 and 2 (entire document) a solid substrate 2, 3 of one conductivity type n; a solid material pocket 4 of a different conductivity type p having a side surface and positioned on a selected top surface of said substrate; signal-translating, electronic rectifying barrier 3/4 located between said solid material pocket and the selected top surface of said substrate; and a solid state material region 7 adjoining said solid substrate, said electronic rectifying barrier, and the side surface of said solid material pocket.

Fenner does not show "a said solid state material region having a depth accuracy of better than 0.13 microns; and being continuously and perfectly bonded metallurgically to all said solid substrate, said solid material pocket, and said rectifying barrier, without the almost always present thermally and electrically insulating voids and microcracks visible at 1,000 times magnification in interfacial bonding regions between the bonded device components" Kellett discloses in col. 3, lines 20-25, "the edge of the region may be controlled with great accuracy down to some few hundred atomic layers" it would be obvious the control of the depth accuracy would be better than 0.13 microns. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a accuracy of better than 0.13 microns. The motivation for doing this is to meet the device design needs.

Since the claimed material and structure limitation are met by Fenner, the limitation relating to the insulating voids and microcracks of the layers are also met as a natural result. Fenner discloses in col. 2, lines 65-68, solid state material region 7 (channel or guard ring) is produced by ion implantation of oxygen. This is the same material and process used by Applicant.

With regards to claims 5 and 6, Fenner illustrates in FIG. 1 a selected significant portion of a major surface of said solid state material region 7 gradually changes a vertical thickness thereof with closeness in a lateral direction to a lateral edge of said electronic rectifying barrier 3/4.

With regards to claims 8 and 10, Fenner illustrates in FIG. 1 at least a major surface said solid material pocket 7 is curved over a major portion thereof.

With regard to claim 18, Fenner illustrates in FIG. 1 and discloses in col. 2, lines 57-60, layer 3 has a thickness of 0.2 to 2 microns, a laterally-extending dimension of less than one micron is obvious.

With regards to claims 19, 28, 38 and 58, Fenner discloses said solid state material region 7 consists essentially of oxide, metal and electrically insulating solid (Fenner col. 2, lines 65-68); said electronic rectifying barrier 3/4 is selected from the group consisting of a PN junction and a Schottky barrier; and said solid material pocket is GaAs.

With regards to claim 20, Fenner illustrates in FIG. 1 a first semiconductor material body 4 having a first polarity "p"; a second semiconductor material body 3 located generally vertically underneath said first semiconductor material body and having a second polarity "n" that is opposite the first polarity: a signal-translating, electronic rectifying barrier 3/4 formed between said first and second semiconductor material bodies; and a third solid state material body 7 having an electrical conductivity at least one order of magnitude different form those of said first and second semiconductor material bodies (inherent); said third solid state material body contacting respective portions of each of said first and second semiconductor material bodies and said electronic rectifying barrier, and having two differentially surface-expanded sides that are not parallel to each other to form a terminal portion.

With regards to claim 22, Fenner discloses in col. 2, lines 57-59, said second semiconductor material body 3 is of an intrinsic semiconductor material (weakly n-conductive).

With regards to claim 23, Fenner discloses in col. 2, lines 65-68, said third solid state material body 7 has an as-formed metallurgically graded-seal continuity of a graded-seal type with respect to at least one of said first 4 and second 3 semiconductor material bodies (see claim 3 above).

With regards to claims 24 and 56, Fenner discloses in col. 2, lines 57-60, the terminal portion of said third solid state material body 7 is vertically within less than a distance from a selected point inside said electronic rectifying barrier; said distance being one micron since the thickness of layer 3 can be as thin as 0.2  $\mu\text{m}$ .

With regards to claim 25, since Fenner illustrates in FIG. 1 the third solid state material body 7 has the same geometry, position, and orientation relative to said first 4 and second 3 semiconductor material bodies, it will allow adequate stress and strain modification on said electronic rectifying barrier thereby improving device performance.

With regards to claim 26, Fenner illustrates in FIG. 1 said third solid state material body 7 is favorably stressed, and has a blunt and rounded bottom of zero width and a the rounded bottom of said third solid state material body is located within one micron from a designated point inside said electronic rectifying barrier (see claim 24).

With regard to claim 30, Kellett discloses in col. 3, lines 20-25, at least "the edge of the region may be controlled with great accuracy down to some few hundred atomic layers."

With regards to claim 31, Fenner illustrates in FIG. 1 said third solid state material body 7 has a rounded portion forming an inverted arch.

With regards to claim 32, Fenner illustrates in FIG. 1 the terminal portion of said third solid state material body is zero in the lateral direction.

With regards to claim 34, Fenner illustrates in FIG. 2 said third solid state material body 7 has a cylindrical surface.

With regards to claim 36, the limitation "said electronic rectifying barrier is stressed to improve a performance of said semiconductor device" is an inherent function of the structure and since the prior art has the same structure and materials as the claimed invention it will have the same inherent function.

With regards to claim 45, Fenner illustrates in FIG. 1 said electronic rectifying barrier 3, 4 adjoins both said solid substrate 3 and said solid state material region 7 at a place where a periphery of said electronic rectifying barrier is differentially surface-expanded.

With regards to claim 46, Fenner illustrates in FIG. 1 said solid state material region is size with an accuracy of less than 0.13 microns (see claim 3), and having a bottom of a shape selected from the group consisting of rounded, cylindrical or hemispherical.

With regards to claims 48, 49 and 50, Fenner illustrates in FIG. 1 said electronic rectifying barrier 3, 4 has a lateral edge, and said solid state material region 7 has a portion thereof which gradually and continuously changes its vertical thickness with closeness to said lateral edge of said electronic rectifying barrier.

With regards to claim 57, Fenner illustrates in FIG. 1 a first solid state material 4 of a first conductivity type "p", a second solid state material 3 of a second conductivity

type positioned under the first solid state material, the first and second solid state materials having respective adjoining portions; a signal-translating, rectifying barrier region 3/4 lying between the respective adjoining portions; and a device material region 7 starting at least in the first solid state material and extending toward the rectifying barrier region to form a bottom which is within a micron (see claim 24) of a selected point inside the rectifying barrier region; a major portion of a top surface area of device chip being occupied by device circuit elements themselves thereby achieving hitherto impossible, device miniaturization.

With regards to claim 60, Fenner illustrates in FIG. 1 the device material region 7 is an elongated device material region; is accurate to less than a micron (see claim 3) in a dimension selected from the group consisting of shape, size, depth, and chemical composition profiling; and consists essentially of a device material selected from the group consisting essentially of oxide, metal, other electrically insulating material (Fenner col. 2, lines 65-68).

Regarding claim 63, Fenner illustrates in FIG. 1 only a minor portion of a top surface area of device chip is not occupied by device circuit elements themselves; said device circuit elements having no centrally large and flat bottoms as in oxidized isolation bottoms of Peltzer and Murphy devices, thereby achieving radically improved device miniaturization.

With regards to claim 65, Fenner illustrates in FIG. 1 and discloses in col. 2, lines 57-60, the device material region 7 is an elongated and layer 3 has a thickness of 0.2 to 2 microns, cylindrical device material groove having both an aspect ratio of over 3 to 5

(inherent) and a cylindrical radius of less than one micron, and is oriented generally normally of a top surface of the second solid state material 3.

With regards to claim 67, Fenner illustrates in FIG. 1 and discloses in col. 2, lines 57-60, the device material region 7 is an elongated and layer 3 has a thickness of 0.2 to 2 microns, the cylindrical radius of less than one micron is obvious.

With regards to claim 72, Applicant is reminded that intended functional use is given no patentable weight in claims drawn to structure. See *In re Pearson* 181 USPQ 641 and *Ex parte Minks* 169 USPQ 120.

Regarding claim 73, Fenner illustrates in FIG. 1 the device material region 7 is a vertical and electrically insulating, elongated device material groove; and a lower end of the vertical, elongated groove has a centrally rounded bottom of substantially zero width in a direction parallel to a top major surface of the second solid state material.

Regarding claims 76 and 77, Fenner illustrates in FIG. 1 a top surface of said solid substrate 2 contacts a non-flat surface of material region 7 and having a round surface.

With regard to claim 85, a change in size (if any) is generally recognized as being within the level of ordinary skill in the art. MPEP § 2144.04 IV.

### ***Response to Arguments***

6.     Applicant's arguments dated 10/2/2006 have been fully considered but are not found persuasive.

Applicant first argues that the IC of the current invention is commercially mass produced, which separates the current invention from that of the prior art. However, as there are no structural limitations in the claims (of the '290 patent) that would inherently prohibit the commercial mass-production of the invention of the '290 patent, the Double Patenting rejection is upheld.

Applicant next argues that the motivation for the combination of the Fenner and Kellett references is improper. As the combination of references is simply the addition of the Kellett reference to show that the dimensions of the solid state region of Fenner can be controlled to a certain degree, the motivation is appropriate given that one of ordinary skill in the art, trying to meet device design considerations would want to be able to control the dimensions of a given region.

Applicant's further arguments dwell specifically upon the Fenner reference, without considering the rejection as a whole.

Applicant argues that Fenner could not reliably and reproducibly mass produce his device given that "only automatic groove forming methods with real time feed-back control...can produce smaller than submicron groove sizes, depths and locations". Examiner argues that, as this is a device claim, the method of making said device is considered to lend no patentability to the claim so long as the final product of said claim is the same as or obvious over the prior art. *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

Regarding Applicant's arguments directed towards the leakage current of Fenner, the Examiner argues again that the structural limitations as claimed have been

Art Unit: 2815

shown to (as seen in the above rejection) be obvious in view of Fenner and Kellett, and it is unclear as to where, in the current claims, there is a difference between the structure of the instant invention, and the structure of the combination of Fenner and Kellett that would result in such a functional difference.

Finally, Applicant argues that the shape of the annular channel in the Fenner device has "nothing to do with the device breakdown voltage, leakage current, and device yield, and little to do with the overall diode size or miniaturization. Again, it is unclear how this results in a structural difference that would cause the instant invention to be patentably distinct from the prior art.

### ***Conclusion***

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to William Kraig whose telephone number is 571-272-8660. The examiner can normally be reached on Mon-Fri 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

WFK  
12/8/2006

EUGENE LEE  
PRIMARY EXAMINER

